Study of Low Temperature Influence on the Operation of Current Mirrors Using Graded-channel Soi Mosfet
نویسندگان
چکیده
This work presents a study of the use of a transistor with a different configuration in the channel region, named GradedChannel (GC), for analog application in current mirror circuits with different architectures: Common-source, Cascode and Wilson. A comparison will be done between current mirrors implemented with standard (uniformly doped) SOI and GC SOI nMOSFETs by using simulation and experimental data to analyze mirroring precision and output resistance as function of temperature.
منابع مشابه
Improvement of a Nano-scale Silicon on Insulator Field Effect Transistor Performance using Electrode, Doping and Buried Oxide Engineering
In this work, a novel Silicon on Insulator (SOI) MOSFET is proposed and investigated. The drain and source electrode structures are optimized to enhance ON-current while global device temperature and hot carrier injection are decreased. In addition, to create an effective heat passage from channel to outside of the device, a silicon region has embedded in the buried oxide. In order to reduce th...
متن کاملImproved Current Mirror Output Performance by Using Graded-channel Soi Nmosfets
This work introduces the use of GradedChannel SOI MOSFETs to make analog current mirrors and compare their performance with those made with conventional fully depleted SOI transistors. It is demonstrated that Graded-Channel MOSFETs can provide higher precision current mirror with enhanced output swing. Also lesser modifications of the output characteristics due to the self-heating effect than i...
متن کاملآنالیز مقایسه ای روشهای بهبود اثرات کوچک سازی کانال در ترانزیستورهای SOI-MOSFET و ارائه یک تکنیک جدید
This paper critically examines the Short Channel Effects (SCEs) improvement techniques for improving the performance of SOI-MOSFETs. Also for first time, a new device structure called the Shielded Channel Multiple-Gate SOI-MOSFET (SC-MG) is introduced and designed. Using two-dimensional and two-carrier device simulation, it is demonstrated that the SC-MG exhibits a significantly reduced the el...
متن کاملTítulo (Bold 12)
The advantages of fully-depleted (FD) SOI CMOS technology in comparison to bulk Si regarding analogue circuit design have been reported in [1]. Most of them relate to the combination of the reduced capacitance of SOI technology with the better transconductance (gm) over drain current (IDS) ratio due to the reduced FD body factor, which provides enhanced bandwidth and gain, resulting in very sig...
متن کاملOutput-Conductance Transition-Free Method for Improving Radio-Frequency Linearity of SOI MOSFET Circuits
In this article, a novel concept is introduced to improve the radio frequency (RF) linearity of partially-depleted (PD) silicon-on-insulator (SOI) MOSFET circuits. The transition due to the non-zero body resistance (RBody) in output conductance of PD SOI devices leads to linearity degradation. A relation for RBody is defined to eliminate the transition and a method to obtain transition-free c...
متن کامل